





Schematic design notice of "10_BB_POWER_PDN" page.

- Note 10-1:** Differential pair of DVDD_GPU remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-2:** Differential pair of DVDD_PROC remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-3:** Differential pair of DVDD_MODEM remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)
- Note 10-4:** Differential pair of DVDD_CORE remote sense must be close to BB's ball.
Remote sense trace with GND shielding to PMIC (Differential)

File	01_BB_POWER_PDN	REV: V10
DOCUMENT NO.	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
WINGTECH		
Date:	Thursday, May 30, 2019	Sheet 3 of 65



Schematic design notice of "12_BB_1" page.

Note 12-1: "PWRAP_SPI0_CSN" and "AUD_DAT_MOSIO0" are bootstrap pins to select which interface will be the JTAG pin out.

PWRAP_SPI0_CSN	AUD_DAT_MOSIO0	AP_JTAG	IO_JTAG
HI	LO	N/A	N/A
HI	HI	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	N/A
LO	LO	SPI_CSB/SPI_CLK/ SPI_MO/SPI_MI/EINT8	DPI_11/DPI_HSYNC/DPI_VSYNC/DPI_DE/ DPI_CK/DPI_D8/DPI_D9
LO	HI	MSDC1_CLK/CMD/ DAT0/DAT1/DAT2	N/A

Note 12-2: "AUD_DAT_MISO0" is bootstrap pin to enable serial JTAG output over USB2.0 interface or not. When "AUD_DAT_MISO0" is pulled to high in system start up and then USB2.0 interface will be switched into serial JTAG mode.

"AUD_DAT_MISO1" is bootstrap pin to select system booting up from eMMC or UFS device.

AUD_DAT_MISO1	Booting device
LO	eMMC
HI	UFS

File	03_BB_1_RF&SIM_IF	REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LUIFENGLEI
Date:	Thursday, May 30, 2019	Sheet 5 of 65

[2,3,4,8,10,13,15,17,32,37,39,40,43,44,45,47,48,58,61,62,67,70,84]


VIO18_PMIU

BOADR ID 1

[3]

HW_ID

<<



[3] AUX_IN2_NTC

<<


AUX_IN2_NTC

[3] AUX_IN0_NTC


<<

AUX_IN0_NTC

Thermistor to sense charger temperature



Thermistor to sense AP temperature





FOR BOADR ID 2

1. IF used for battery ID,R604 NC,R605=390K
2. IF unused ,R604=0 R,R605 NC



BAT_ID [3,36]


Title		06_BB_AUXADC_Thermal	REV: V10
DOCUMENT NO.:		Design Name	Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI
			
Date: Thursday, May 30, 2019		Sheet	8 of 65



Schematic design notice of "22_POWER_MT6358-General"



Note 22-1: EXT_PMIC_EN1 : For UFS_1V8, and keep floating if it is not used
EXT_PMIC_EN2 : For VA09 of SSUSB/UFS, and keep floating if it is not used

Title	09_POWER_MT6358-General	REV: V10
DOCUMENT NO.	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
Date:	Thursday, May 30, 2019	Sheet 11 of 65







Note 23-1: VDRAM 2 / VDRAM1 output voltage vs. trap pin.


HW GPIO configuration		Trapping Option		DRAM type	VDRAM2 Power source (VS2_LDO1_ball)
AUD_SYNC_MISO	AUD_CLK_MISO	VDRAM1	VDRAM2		
0	0	1.125V	0.6V	LP4X	VDRAM1
0	1	OFF	1.8V	LP4X (Ext x 2 EN)	VS1
1	0	1.225V	OFF	LP3	VDRAM1
1	1	1.125V	1.8V	LP4X (Ext x 1 EN)	VS1




Route AVDD18_AUXADC/AUXADC_VIN with 3mil trace width and with well GND shielding.
AVDD18_AUXADC/AUXADC_VIN need to be shielded with GND or AVSS18_AUXADC.



Title	11_POWER_MT6358_Clock	REV: V10
DOCUMENT NO.:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
		
Date:	Thursday, May 30, 2019	Sheet 13 of 65

Title		12_POWER_MT6370-General		REV: V10
DOCUMENT NO.:		Design Name		Size C
DEPARTMENT:		WINGTECH-SH	DESIGNER: LIUFENGLEI	
				
Date:		Thursday, May 30, 2019		Sheet 14 of 65




Schematic design notice of "27_POWER_SubPMIC-HV powers" page.

Note 27-1: It is recommended to reserve 0-ohm and cap. for BOM fine tune to minimize RF de-sense.

Note 27-2: It is recommended to reserve 0-ohm for BOM fine tune to minimize RF de-sense.

Title 14_POWER_MT6370-HV powers		REV: V10	
DOCUMENT NO.: Design Name		Size C	
DEPARTMENT: WINGTECH-SH		DESIGNER: LIUFENGLEI	
			
Date: Thursday, May 30, 2019		Sheet 16 of 65	


LDO for EMI_VDD1 of LPDDR4 VDD1



Title 15_POWER_ThirdParty_Powers		REV: V10
DOCUMENT NO:	Design Name	Size C
DEPARTMENT:	WINGTECH-SH	DESIGNER: LIUFENGLEI
WINGTECH		
Date:	Thursday, May 30, 2019	Sheet 17 of 65



Title		16_BB_POWER_PDN		REV: V10	
DOCUMENT NO:		Design Name		Size C	
DEPARTMENT:		WINGTECH-SH		DESIGNER: LIUFENGLEI	
					
Date:		Thursday, May 30, 2019		Sheet 18 of 65	




Schematic design notice of "44_Memory_eMMC_LPDDR4X"

Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X

Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.

Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC >10uF, at PMIC page);
please also refer to MMD and layout guide for placement.





Note 44-1: Please refer to power supply related page select VDRAM 2 / VDRAM1 output voltage properly for LPDDR4X


Note 44-2: DRAM ZQx resistor = 240ohm (1%) that must be connected to VDDQ.

Note 44-3: Please refer to eMCP vendor's datasheet or MTK common design notice to get the recommendation bypass cap. value for VCC/VCCQ/VDDI power domains of eMMC.


Note 44-4: VDD2 VDDQ decoupling cap: closed to DRAM ball.
For other cap for PMIC [$>10\mu\text{F}$, at PMIC page]:
please also refer to MMD and layout guide for placement.




The schematic diagram illustrates the connection of a battery pack to the Zynq UltraScale+ MPSoC. The battery pack is connected to the BAT+ and BAT- pins of the Zynq UltraScale+ MPSoC. The BAT+ pin is connected to the positive terminal of the battery pack, and the BAT- pin is connected to the negative terminal. The Zynq UltraScale+ MPSoC is shown with its pins labeled. The battery pack is shown with its terminals labeled. The schematic includes components like resistors, capacitors, and a diode. A note indicates that the battery pack is considered not present if BAT_IB is above 0.54475827.




Receiver



HAC




HAPTIC DRIVER



AUDIO PA

SMART PA/CIRRUSLOGIC/CS35L41/I2C Address Write 0x80 Read 0x81 AD1=0 AD0=0





SPK/Receiver/Vibrator

File:	37_SPKReceiverVibrator	REV:	V00
DOCUMENT NO.:	Design Name	Rev:	D
DEPARTMENT:	WINGTECH SH	DESIGNER:	LAMPENGLES
Date:	Thursday, May 30, 2019	Sheet:	23 of 60

(1,10,17,32,37,38,40,43,44,45,47,48,58,61,62,67,70,84) VO16_PAU


IOVCC_LCD 1.8V

(2,3,4,6,8,10,13,15,17,32,37,38,40,43,44,45,47,48,58,61,62,67,70,84)




LCD Gate Drive


LCD Gate Driver I2C address: 0X3E (Write:0x7C, Read:0x7D)




LCD-Connector



Common Mode Filter




LCD-BACKLIGHT




File:	40_LCD/CTP IF	REV: V03
DOCUMENT NO:	Design Name	Rev ID
DEPARTMENT:	WINGTECH-01	DESIGNER: LUPENGJIE
WINGTECH		
Date:	Thursday, May 30, 2019	Sheet 28 of 69


Main Camera 13M




Depth Camera 2M




Wide Camera 8M




Front Camera 8M




Rear CAM and other Camera AVDD 2P8




5M 8M CAM DVDD




File No.	41.Camera IF	Rev.	V0
Document No.	888A_12013_2010030210	Rev.	D
Department	DESIGN	Designer	DESIGNER
Date	Thursday, May 26, 2010	Sheet	37 of 40





Input and output cap voltage confirm ?




Fingerprint



Fingerprint





ACCELEROMETER+GYRO




ALP-Sensor



Proximity Sensor



Ambient Light Sensor




TF CARD





SIM&SD Connector

SIM1




SIM2




Power Key / Key Pad

DO NOT put pull-up resistor on PWRKEY




Note 75-1: DO NOT put pull-up resistor on PWRKEY
Note 75-2: Volume Up:KPCOL0+GND
Volume Down:KPCOL2+GND


SUB CONN.





OVP



CC LOGIC








Attenuator for Detector



Power For MT6177



RX Port Assignment

RX0	100.0K	RX0	100.0K
RX1	100.0K	RX1	100.0K
RX2	100.0K	RX2	100.0K
RX3	100.0K	RX3	100.0K
RX4	100.0K	RX4	100.0K
RX5	100.0K	RX5	100.0K
RX6	100.0K	RX6	100.0K
RX7	100.0K	RX7	100.0K
RX8	100.0K	RX8	100.0K
RX9	100.0K	RX9	100.0K
RX10	100.0K	RX10	100.0K
RX11	100.0K	RX11	100.0K
RX12	100.0K	RX12	100.0K
RX13	100.0K	RX13	100.0K
RX14	100.0K	RX14	100.0K
RX15	100.0K	RX15	100.0K
RX16	100.0K	RX16	100.0K
RX17	100.0K	RX17	100.0K
RX18	100.0K	RX18	100.0K
RX19	100.0K	RX19	100.0K
RX20	100.0K	RX20	100.0K
RX21	100.0K	RX21	100.0K
RX22	100.0K	RX22	100.0K
RX23	100.0K	RX23	100.0K
RX24	100.0K	RX24	100.0K
RX25	100.0K	RX25	100.0K
RX26	100.0K	RX26	100.0K
RX27	100.0K	RX27	100.0K

Note1: 4.7uF close to RFX and check connection with pins

Note2: 6dB Attenuator and check connection with amplifier

C

E

A

5

4

3

2

1

5

4

3

2

1

C

C

E

A

Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Size: A1
DEPARTMENT: WINGTECH-SH		DESIGNER: LUFENGLEI
		
Date: Thursday, May 30, 2019	Sheet: 38	of 05


5

4

3

2

1



5

4

3

2

1

D

D

C

C

B

B

A

A

5

4


3

2


1

Title		Reserved		REV: V00	
DOCUMENT NO:		Design Name		Rev: A1	
DRAWING NO:		DRAWING NO:		DRAWING NO:	
DRAWING NO:		DRAWING NO:		DRAWING NO:	
Date: Thursday, May 20, 2010		Sheet		38 of 45	







B1 PRX




B7 PRX




B3 PRX



B4 PRX




B2 PRX







Note: COMPATIBLE DESIGN FOR B4 PRX SAW AND DUPLEXER AND SHIELD PAD IN PCB


Band Note:


	FL4704	FL4701	FL4707	FL4701	FL4702	FL4703	FL4702	FL4601	FL4602	FL4604	FL4603	U4802	U4805
China	B1	↗	B3	↗	G1900	↗	B34/39	B5	B8	↗	↗	B40	B38/B41
CMCC	B1	B2	B3	↗	G1900	B7	B34/39	B5	B8	↗	↗	B40	B38/B41
Asia Pacific Simple	B1	↗	B3	↗	G1900	↗	↗	B5	B8	↗	↗	B40	B38/B41
Asia Pacific	B1	↗	B3	↗	G1900	B7	↗	B5	B8	↗	↗	B40	B38/B41
Overseas Full Band	B1	↗	B3	B20	G1900	B7	↗	B5	B8	B28A	B28B	B40	B38/B41



Title	
Author	
Subject	
Date	
Page	1 of 1








C

E


A

Title		Reserved	REV: V10
DOCUMENT NO.:		Design Name	Size A1
DEPARTMENT:		WINGTECH/SH	DESIGNER: LAUFENGLE
			
Date:	Thursday, May 30, 2019	Sheet	50 of 65


B3 DRX




B2 DRX




B8 DRX




B5 DRX




B20 DRX




B28 DRX



Note: COMPATIBLE DESIGN AND SHARE PAD IN PCB





Title		Reserved		REV: V00	
DOCUMENT NO:		Design Name		Rev: A1	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	





C

E

A

Title: Reserved		REV: V10
DOCUMENT NO.: Design Name		Size: A1
DEPARTMENT: WINGTECH-SH		DESIGNER: LUFENGLEI
		
Date: Thursday, May 30, 2019	Sheet: 55	of 65




- Note1: If W015 is not used, VCN23 could be chosen from PMIC output (VCN23_PMA1).
- Note2: If W015 is not used, connect pin 34(WT_RF_N) to GND.
- Note3: Pin 36 (AVDD23_FMI) must be connected to VCN23 even if PM is not used.
- Note4: 0603 package use R1216710025.

D

C


B

A



Note: COMPATIBLE DESIGN FOR WBG RF SWITCH, USE OR AFTER MP

Title		Reserved	REV: V10
DOCUMENT NO.:		Design Name	Size D
DEPARTMENT:		WINGTECH-SH	DESIGNER: LUFENGLEI
WINGTECH			
Date:		Thursday, May 30, 2019	Sheet 57 of 65



Note: COMPATIBLE DESIGN FOR GPS POST SAW SHARE PAD IN PCB


Title		REV: V00
DOCUMENT NO.: Design Name		Rev: D
DEPARTMENT: WINGTECH-SH		DESIGNER: LUPENGLEI
Date: Thursday, May 20, 2019		Sheet 36 of 35

C

E

A

Title Reserved		REV: V10
DOCUMENT NO: Design Name		Size A1
DEPARTMENT: WINGTECH SH	DESIGNER: LUFENGLEI	
WINGTECH		
Date: Thursday, May 30, 2019	Sheet 59 of 65	



Title		Reserved		REV: V00	
DOCUMENT NO:		Design Name		Rev: A1	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	
DRAWN BY:		CHECKED BY:		DATE: 2010.05.20	







If SYS CLKs used, the SYS_CLK_REF signal needs to be connected to the host GPIO pin that configures as SRCLKENAI mode and this pin must be default low

NOTE6: CR218/CR219 place close to XIN/XOUT Balls (less than 5mm)


Title		10_BB_POWER_PDN	REV: V10
DOCUMENT NO.:		Design Name	Rev: 0
DEPARTMENT: WINGTECH-62		DESIGNER: LIPENG-03	
Date: Thursday, May 30, 2019		Sheet	01 of 05



Title		Reserved		REV: V00	
DOCUMENT NO:		Design Name		Rev: A1	
DRAWN BY:		CHECKED BY:		DATE:	
LIVINGTECH		LIVINGTECH		Date: Thursday, May 20, 2010	
Sheet		82		of	



Title		REV: 1.0
Reserved		REV: 1.0
DOCUMENT NO:	Design Name	REV: 1.0
DEPARTMENT:	WINGTECH SH	DESIGNER: LIAISON/SH
Date:	Thursday, May 20, 2010	Sheet: 01 of 01



Title		REV: V10
Reserved		
DOCUMENT NO:	Design Name	Size: A1
BY/DATE/REV:	WINGTECH/SH	DESIGNER: LAFENGLEI
		
Date:	Thursday, May 20, 2010	Sheet: 04 of 05

